CS5550-ISZR【PDF 11/15 页】IC ADC 2CH LOW-COST 24-SSOP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录1991

7页 8页 9页 10页 [11页]12页 13页 14页 15页

CS5550

DS630F1

2. CHARACTERISTICS/SPECIFICATIONS

Min / Max characteristics and specifications are guaranteed over all Operating Conditions.

Typical characteristics and specifications are measured at nominal supply voltages and TA = 25°C.

DGND = 0 V. All voltages with respect to 0 V.

ANALOG CHARACTERISTICS

Notes: 1. Applies after system calibration

2. Effective Input Impedance (EII) is determined by clock frequency (DCLK) and Input Capacitance (IC).

EII = 1/(IC*DCLK/4). Note that DCLK = MCLK / K.

Parameter

Symbol

Min

Typ

Max

Unit

Accuracy (Both Channels)

Common Mode Rejection

(DC, 50, 60 Hz)

CMRR

Offset Drift

nV/°C

Analog Inputs (AIN1

±)

Differential Input Voltage Range

(Gain = 10)

{(AIN1+) - (AIN1-)}

(Gain = 50)

AIN1

500

100

mVP-P

Total Harmonic Distortion

THD1

Common Mode + Signal

Both Gain Ranges

-0.25

VA+

Crosstalk with AIN2± at Full Scale

(50, 60 Hz)

-115

Input Capacitance

(Gain = 10)

(Gain = 50)

IC1

Effective Input Impedance

(Gain = 10)

(Note 2)

(Gain = 50)

EII1

Noise (Referred to Input)

(Gain = 10)

(Gain = 50)

22.5

4.5

Vrms

Accuracy

Bipolar Offset Error

(Note 1)

VOS

±0.001

%F.S.

Full-Scale Error

(Note 1)

FSE

±0.001

%F.S.

Analog Inputs (AIN2

±)

Differential Input Voltage Range

{(AIN2+) - (AIN2-)}

AIN2

500

mVP-P

Total Harmonic Distortion

THD2

Common Mode + Signal

-0.25

VA+

Crosstalk with AIN1± at Full Scale

(50, 60 Hz)

-70

Input Capacitance

(Gain = 10)

IC2

-0.2

Effective Input Impedance (Note 2)

(Gain = 10)

EII2

Noise (Referred to Input)

(Gain = 10)

150

Vrms

Accuracy

Bipolar Offset Error

(Note 1)

VOS

±0.01

%F.S.

Full-Scale Error

(Note 1)

FSE

±0.01

%F.S.

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式